Implemented a NoC Router in Verilog HDL. An exhaustive testbench was written and the design was tested against it. (Soc design flow – logic simulation, synthesis, timing analysis, verification). An ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback